

Mirko Mariotti ^{1,2} Giulio Bianchini ¹ Loriano Storchi ^{3,2} Giacomo Surace ² Daniele Spiga ² Diego Ciangottini ²

¹Dipartimento di Fisica e Geologia, Universitá degli Studi di Perugia

²INFN sezione di Perugia

³Dipartimento di Farmacia, Universitá degli Studi G. D'Annunzio

M.Mariotti, 30/11/2023

The BondMachine Project

Outline

2

1 Introduction Challenges FPGA Architectures Abstractions

The BondMachine project

- Architectures handling Architectures molding Bondgo Basm API
- 3 Clustering An example Video Distributed architecture

4 Accelerators

Hardware Software Tests Benchmark

Misc Project timeline Supported boards Use cases

5

- 6 Machine Learning Train Benchmark
- 7 Optimizations Softmax example Results Model's compression Fragments compositions

8 Accelerator in a cloud Bring it to cloud level: why and how Implementing a KServe FPGA extension Where are we...

9 Conclusions and Future directions Conclusions Ongoing Future

Hands-on sessions

During the lecture some topic will have a hands-on session. The code is available at the GitHub repository: https://github.com/BondMachineHQ/bmexamples

To download the code, open a terminal and type:

git clone https://github.com/BondMachineHQ/bmexamples.git

Inside the folder bmexamples you will find the examples. They will work either on the terminal or on the Jupyter notebooks.

Each directory contains a project and is referred by a number in the slides (as for example shows the next slide).


Directories that not start with a number are not covered in the lecture but are part of the default BondMachine examples and available for you to play with.

The BondMachine Project



To install the BondMachine framework

Make it available in a Jupyter notebook



The BondMachine Project

Current challenges in computing

Von Neumann Bottleneck:

New computational problems show that current architectural models has to be improved or changed to address future payloads.

Energy Efficient computation:

Not wasting "resources" (silicon, time, energy, instructions). Using the right resource for the specific case

Edge/Fog/Cloud Computing: Making the computation where it make sense Avoiding the transfer of unnecessary data Creating consistent interfaces for distributed systems Current challenges in computing

Von Neumann Bottleneck:

New computational problems show that current architectural models has to be improved or changed to address future payloads.

Energy Efficient computation: Not wasting "resources" (silicon, time, energy, instructions). Using the right resource for the specific case

Edge/Fog/Cloud Computing:
 Making the computation where it make sense
 Avoiding the transfer of unnecessary data
 Creating consistent interfaces for distributed systems

Current challenges in computing


Von Neumann Bottleneck:


New computational problems show that current architectural models has to be improved or changed to address future payloads.

Energy Efficient computation: Not wasting "resources" (silicon, time, energy, instructions). Using the right resource for the specific case

Edge/Fog/Cloud Computing: Making the computation where it make sense Avoiding the transfer of unnecessary data Creating consistent interfaces for distributed systems A field programmable gate array (FPGA) is an integrated circuit whose logic is re-programmable.

- Parallel computing Highly specialized
- Energy efficient





- Array of programmable logic blocks
 - Logic blocks configurable to perform complex functions
- The configuration is specified with the hardware description language



The use of FPGA in computing is growing due several reasons:

can potentially deliver great performance via massive parallelism

can address payloads which are not performing well on uniprocessors (Neural Networks, Deep Learning)

can handle efficiently non-standard data types



The use of FPGA in computing is growing due several reasons:

can potentially deliver great performance via massive parallelism

can address payloads which are not performing well on uniprocessors (Neural Networks, Deep Learning)

can handle efficiently non-standard data types



The use of FPGA in computing is growing due several reasons:

can potentially deliver great performance via massive parallelism

can address payloads which are not performing well on uniprocessors (Neural Networks, Deep Learning)

can handle efficiently non-standard data types

Integration of neural networks on FPGA

FPGAs are playing an increasingly important role in the industry sampling and data processing. $-\infty$





Deep Learning

In the industrial field

- Intelligent vision;
- Financial services;
- Scientific simulations;
- Life science and medical data analysis;

In the scientific field

- Real time deep learning in particle physics;
- Hardware trigger of LHC experiments;

And many others ...



On the other hand the adoption on FPGA poses several challenges:

Porting of legacy code is usually hard.

Interoperability with standard applications is problematic.




On the other hand the adoption on FPGA poses several challenges:

Porting of legacy code is usually hard.

Interoperability with standard applications is problematic.

Firmware generation

Many projects have the goal of abstracting the firmware generation and use process.



Today's computer architecture are:

Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.

- The power is given by the number of cores.
- Parallelism has to be addressed.

- Cell, GPU, Parallela, TPU.
- The power is given by the specialization.
- The units data transfer has to be addressed.
- The payloads scheduling has to be addressed

Today's computer architecture are:

Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.

The power is given by the number of cores.
Parallelism has to be addressed.

- Cell, GPU, Parallela, TPU.
- The power is given by the specialization.
- The units data transfer has to be addressed
- The payloads scheduling has to be addressed

Today's computer architecture are:

Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.

- The power is given by the number of cores.
- Parallelism has to be addressed.

- Cell, GPU, Parallela, TPU.
- The power is given by the specialization.
- The units data transfer has to be addressed
- The payloads scheduling has to be addressed

Today's computer architecture are:

Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.

- The power is given by the number of cores.
- Parallelism has to be addressed.

Heterogeneous, different types of processing units.

Cell, GPU, Parallela, TPU.

The power is given by the specialization.

The units data transfer has to be addressed.

The payloads scheduling has to be addressed

Today's computer architecture are:

Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.

- The power is given by the number of cores.
- > Parallelism has to be addressed.

- Cell, GPU, Parallela, TPU.
- The power is given by the specialization.
- The units data transfer has to be addressed.
- The payloads scheduling has to be addressed.

Today's computer architecture are:

Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.

- The power is given by the number of cores.
- Parallelism has to be addressed.

Heterogeneous, different types of processing units.

▶ Cell, GPU, Parallela, TPU.

The power is given by the specialization.

- The units data transfer has to be addressed.
- The payloads scheduling has to be addressed.

Today's computer architecture are:

Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.

- The power is given by the number of cores.
- Parallelism has to be addressed.

- Cell, GPU, Parallela, TPU.
- > The power is given by the specialization.
- The units data transfer has to be addressed.
- The payloads scheduling has to be addressed.

Today's computer architecture are:

Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.

- The power is given by the number of cores.
- Parallelism has to be addressed.

- Cell, GPU, Parallela, TPU.
- The power is given by the specialization.
- The units data transfer has to be addressed.
- The payloads scheduling has to be addressed

Today's computer architecture are:

Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.

- The power is given by the number of cores.
- Parallelism has to be addressed.


- Cell, GPU, Parallela, TPU.
- The power is given by the specialization.
- The units data transfer has to be addressed.
- The payloads scheduling has to be addressed

Today's computer architecture are:

Multi-core, Two or more independent actual processing units execute multiple instructions at the same time.


- The power is given by the number of cores.
- Parallelism has to be addressed.


- Cell, GPU, Parallela, TPU.
- The power is given by the specialization.
- The units data transfer has to be addressed.
- The payloads scheduling has to be addressed.




M.Mariotti, 30/11/2023


The BondMachine Project





D






The BondMachine Project

Layer, Abstractions and Interfaces


A Computing system is a matter of abstraction and interfaces. A lower layer exposes its functionalities (via interfaces) to the above layer hiding (abstraction) its inner details.


The quality of a computing system is determined by how abstractions are simple and how interfaces are clean.



The BondMachine Project


M.Mariotti, 30/11/2023







The BondMachine Project


M.Mariotti, 30/11/2023





M.Mariotti, 30/11/2023
































Lay	yers, Abstractions and Interfaces
	second idea
	Rethinking the stack
	Build a computing system with a decreased
	number of layers resulting in a minor gap

between HW and SW but keeping an user friendly way of programming it.

The BondMachine project

5 Misc

- The BondMachine project
- Architectures handling Architectures molding Bondgo Basm API
- 3 Clustering An example Video Distributed architectur
- 4 Accelerators
 - Software Tests Benchmark

- Machine Learning Train Benchmark
- 7 Optimizations Softmax example Results Model's compression Fragments compositions
- 8 Accelerator in a cloud Bring it to cloud level: why and how Implementing a KServe FPGA extensio Where are we...
- 9 Conclusions and Future directions Conclusions Ongoing Future

11

The BondMachine is a software ecosystem for the dynamic generation of computer architectures that:

Are composed by many, possibly hundreds, computing cores.

- Have very small cores and not necessarily of the same type (different ISA and ABI).
- Have a not fixed way of interconnecting cores.
- May have some elements shared among cores (for example channels and shared memories).

The BondMachine is a software ecosystem for the dynamic generation of computer architectures that:

Are composed by many, possibly hundreds, computing cores.

- Have very small cores and not necessarily of the same type (different ISA and ABI).
- Have a not fixed way of interconnecting cores.
- May have some elements shared among cores (for example channels and shared memories).

The BondMachine is a software ecosystem for the dynamic generation of computer architectures that:

Are composed by many, possibly hundreds, computing cores.

Have very small cores and not necessarily of the same type (different ISA and ABI).

Have a not fixed way of interconnecting cores.

May have some elements shared among cores (for example channels and shared memories).

The BondMachine is a software ecosystem for the dynamic generation of computer architectures that:

Are composed by many, possibly hundreds, computing cores.


Have very small cores and not necessarily of the same type (different ISA and ABI).Have a not fixed way of interconnecting cores.

May have some elements shared among cores (for example channels and shared memories).

The BondMachine is a software ecosystem for the dynamic generation of computer architectures that:

Are composed by many, possibly hundreds, computing cores.

- Have very small cores and not necessarily of the same type (different ISA and ABI).
- Have a not fixed way of interconnecting cores.
- May have some elements shared among cores (for example channels and shared memories).



The BondMachine Project

The computational unit of the BM

The atomic computational unit of a BM is the "connecting processor" (CP) and has:

Some general purpose registers of size Rsize. Some I/O dedicated registers of size Rsize. A set of implemented opcodes chosen among many available. Dedicated ROM and RAM. Three possible operating modes.

The computational unit of the BM

The atomic computational unit of a BM is the "connecting processor" (CP) and has:

Some general purpose registers of size Rsize.

Some I/O dedicated registers of size Rsize.

A set of implemented opcodes chosen among many available.

Dedicated ROM and RAM.

Three possible operating modes.

General purpose registers

 2^R registers: r0,r1,r2,r3 ... r 2^R

The computational unit of the BM

The atomic computational unit of a BM is the "connecting processor" (CP) and has:



Some I/O dedicated registers of size Rsize.

I/O specialized registers

N input registers: i0,i1 ... iN M output registers: o0,o1 ... oM

M.Mariotti, 30/11/2023

The BondMachine Project

The computational unit of the BM

The atomic computational unit of a BM is the "connecting processor" (CP) and has:

Some general purpose registers of size Rsize. Some I/O dedicated registers of size Rsize.

A set of implemented opcodes chosen among many available. Dedicated ROM and RAM.

Three possible operating modes.

Full set of possible opcodes

adc, add, addf, addf 16, addi, addp, and, chc, chw, cil, cilc, cir, cirn, clc, clr, cmpr, cpy, cset, dec, divdivf, divf, divf 16, divp, dpc, expf, hit, hlt, i2r, i2rw, incc, inc, j, ja, jc, jcmpa, jcmpl, jcmpo, jcmpriajcmprio, je, jri, jria, jrio, jgt 0f, jo, jz, k2r, lfsr 82r, m2r, m2rri, mod, mulc, mult, multf, multf 16 multp, nand, nop, nor, not, or, q2r, r2m, r2mri, r2o, r2owa, r2owaa, r2q, r2s, r2v, r2vri, r2t, r2u, ro2r ro2rri, rsc, rset, sic, s2r, saj, sbc, sub, t2r, u2r, wrd, wwr, xnor, xor

The computational unit of the BM

The atomic computational unit of a BM is the "connecting processor" (CP) and has:

Some general purpose registers of size Rsize. Some I/O dedicated registers of size Rsize. A set of implemented opcodes chosen among many available. Dedicated ROM and RAM.

Three possible operating modes.

$\mathsf{RAM} \text{ and } \mathsf{ROM}$

- 2^L RAM memory cells.
- 2⁰ ROM memory cells.

The computational unit of the BM

The atomic computational unit of a BM is the "connecting processor" (CP) and has:

Some general purpose registers of size Rsize. Some I/O dedicated registers of size Rsize. A set of implemented opcodes chosen among many available. Dedicated ROM and RAM.

Three possible operating modes.

Operating modes

- Full Harvard mode.
- Full Von Neuman mode.
- Hybrid mode.

More on instructions

The HDL code of the aforementioned opcodes is statically defined, and adding instructions to a CP includes the HDL code of the instructions in the CP HDL code.

Procbuilder also support the dynamic creation of new instructions created at runtime (the creation runtime not the FPGA). It can be for example HDL code generated by an external tool, or an instruction that changes according to some input data. Here the list of current dynamic instructions:

- *FloPoCo*: A floating point unit generator.
- *Linear Quantizer*: A linear quantizer operation generator.
- *Rsets*: Static Register set with fixed size.
- *Call*: Call instruction with hardware based stack.
- Stack: Stack instruction with hardware based stack.
- *fixed point*: Fixed point arithmetic.

Shared Objects (SO)

The non-computational element of the BM

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO). Examples of their purposes are:

Data storage (Memories).

Message passing.

CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

Data storage (Memories).

Message passing.

CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

Data storage (Memories).

Message passing.

CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

Data storage (Memories).

Message passing.

CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

Data storage (Memories).

Message passing.

CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.

Alongside CPs, BondMachines include non-computing units called "Shared Objects" (SO).

Examples of their purposes are:

Data storage (Memories).

Message passing.

CP synchronization.

A single SO can be shared among different CPs. To use it CPs have special instructions (opcodes) oriented to the specific SO.

```
Channel
```

The Channel SO is an hardware implementation of the CSP (communicating sequential processes) channel.

is a model for inter-core communication and synchronization via message passing.

CPs use channels via 4 opcodes

wrd: Want Read.

wwr: Want Write

chc: Channel Check.

chw: Channel Wait.

M.Mariotti, 30/11/2023

The BondMachine Project

Channel

The Channel SO is an hardware implementation of the CSP (communicating sequential processes) channel.

It is a model for inter-core communication and synchronization via message passing.

CPs use channels via 4 opcodes

- wrd: Want Read
- wwr: Want Write
- chc: Channel Check.
- chw: Channel Wait.

Channel

The Channel SO is an hardware implementation of the CSP (communicating sequential processes) channel.

It is a model for inter-core communication and synchronization via message passing.

CPs use channels via 4 opcodes	
wrd: Want Read.	
wwr: Want Write.	
<i>chc</i> : Channel Check.	
<i>chw</i> : Channel Wait.	



CPs use shared memories via 2 opcodes

s2r: Shared memory read

r2s: Shared memory write.

M.Mariotti, 30/11/2023

The BondMachine Project

Shared Memory

The Shared Memory SO is a RAM block accessible from more than one CP.

Different Shared Memories can be used by different CP and not necessarily by all of them.

CPs use shared memories via 2 opcodes

s2r: Shared memory read

r2s: Shared memory write.

M.Mariotti, 30/11/2023

Shared Memory


The Shared Memory SO is a RAM block accessible from more than one CP.

Different Shared Memories can be used by different CP and not necessarily by all of them.

CPs use shared memories via 2 opcodes

s2r: Shared memory read.


r2s: Shared memory write.



CPs use barriers via 1 opcode

hit: Hit the barrier.

M.Mariotti, 30/11/2023




When a CP hits a barrier, the execution stop until all the CPs that share the same barrier hit it.

CPs use barriers via 1 opcode

hit: Hit the barrier.

M.Mariotti, 30/11/2023




When a CP hits a barrier, the execution stop until all the CPs that share the same barrier hit it.

CPs use barriers via 1 opcode

hit: Hit the barrier.

M.Mariotti, 30/11/2023



Having a multi-core architecture completely heterogeneous both in cores types and interconnections.

The BondMachine may have many cores, eventually all different, arbitrarily interconnected and sharing non computing elements.

The BM computer architecture is managed by a set of tools to:

build a specify architecture

modify a pre-existing architecture

simulate or emulate the behavior

generate the Hardware Description Language Code (HDL)

Processor Builder

Selects the single processor, assembles and disassembles, saves on disk as JSON, creates the HDL code of a CP BondMachine Builder

Connects CPs and SOs together in custom topologies, loads and saves on disk as JSON, create BM's HDL code Simulates the behaviour, emulates a BM on a standard Linux workstation

The BM computer architecture is managed by a set of tools to:

build a specify architecture

modify a pre-existing architecture

simulate or emulate the behavior

generate the Hardware Description Language Code (HDL)

Processor Builder

Selects the single processor, assembles and disassembles, saves on disk as JSON, creates the HDL code of a CP BondMachine Builder

Connects CPs and SOs together in custom topologies, loads and saves on disk as JSON, create BM's HDL code Simulates the behaviour, emulates a BM on a standard Linux workstation

The BM computer architecture is managed by a set of tools to:

build a specify architecture

modify a pre-existing architecture

simulate or emulate the behavior

generate the Hardware Description Language Code (HDL)

Processor Builder

Selects the single processor, assembles and disassembles, saves on disk as JSON, creates the HDL code of a CP BondMachine Builder

Connects CPs and SOs together in custom topologies, loads and saves on disk as JSON, create BM's HDL code Simulation Framework Simulates the behaviour, emulates a BM on a standard Linux workstation

The BM computer architecture is managed by a set of tools to:

build a specify architecture

modify a pre-existing architecture

simulate or emulate the behavior

generate the Hardware Description Language Code (HDL)

Processor Builder

Selects the single processor, assembles and disassembles, saves on disk as JSON, creates the HDL code of a CP BondMachine Builder

Connects CPs and SOs together in custom topologies, loads and saves on disk as JSON, create BM's HDL code Simulation Framework

Simulates the behaviour, emulates a BM on a standard Linux workstation



Examples

(32 bit registers counter machine)

procbuilder -register-size 32 -opcodes clr,cpy,dec,inc,je,jz

(Input and Output registers)

procbuilder -inputs 3 -outputs 2 ...

M.Mariotti, 30/11/2023





Examples


(Loading a CP) procbuilder -load-machine conproc.json ...

(Saving a CP) procbuilder -save-machine conproc.json ...

M.Mariotti, 30/11/2023







Examples

(Create the CP RTL code in Verilog) procbuilder -create-verilog ...

(Create testbench)

procbuilder -create-verilog-testbench test.v ...

M.Mariotti, 30/11/2023



To create a simple processor

To assemble and disassemble code for it

To produce its HDL code

Bondmachine is the tool that compose CP and SO to form BondMachines.

BM CP insert and remove BM SO insert and remove BM Inputs and Outputs BM Bonding Processors and/or IO BM Visualizing or HDL

Examples

(Add a processor)

bondmachine -add-domains proc.json ... ; ... -add-processor 0

(Remove a processor)

bondmachine -bondmachine-file bmach.json -del-processor n

M.Mariotti, 30/11/2023

Bondmachine is the tool that compose CP and SO to form BondMachines.

BM SO insert and remove

BM Inputs and Outputs BM Bonding Processors and/or IO BM Visualizing or HDL

Examples

(Add a Shared Object) bondmachine -add-shared-objects specs ...

(Connect an SO to a processor)

bondmachine -connect-processor-shared-object ...

M.Mariotti, 30/11/2023

Bondmachine is the tool that compose CP and SO to form BondMachines.

BM CP insert and remove BM SO insert and remove BM Inputs and Outputs

BM Bonding Processors and/or IO BM Visualizing or HDL

Examples

(Adding inputs or outputs) bondmachine -add-inputs ... ; bondmachine -add-outputs ... (Removing inputs or outputs)

bondmachine -del-input ... ; bondmachine -del-output ...

M.Mariotti, 30/11/2023

Bondmachine is the tool that compose CP and SO to form BondMachines.

BM CP insert and remove BM SO insert and remove BM Inputs and Outputs BM Bonding Processors and/or IO BM Visualizing or HDL

> (Bonding processor) bondmachine -add-bond p0i2,p104 ...

(Bonding IO) bondmachine -add-bond i2,p0i6 ...

M.Mariotti, 30/11/2023

Examples

Bondmachine is the tool that compose CP and SO to form BondMachines.

BM CP insert and remove BM SO insert and remove BM Inputs and Outputs BM Bonding Processors and/or IO BM Visualizing or HDL

> (Visualizing) bondmachine -emit-dot ...

> > (Create RTL code)

bondmachine -create-verilog ...

M.Mariotti, 30/11/2023

Examples



To create a single-core BondMachine

To attach an external output

To produce its HDL code



Toolchain and helper tool

A set of toolchain allow the build and the direct deploy to a target device of BondMachines.

Plus, an helper tool, called *bmhelper* has been developed to simplify the creation and maintenance of the BM Projects.

doctor Checks whether the tools are correctly installed

create Creates a new BM project validate Validates a BM project by checking the presence of all the necessary variables

apply Finalizes the BM project by adding the necessary files

Toolchain and helper tool

Makefile

Toolchain main targets

A file local mk contains references to the source code as well all the build necessities make bondmachine creates the JSON representation of the BM and assemble its code make hdl creates the HDL files of the BM make show displays a graphical representation of the BM make simulate [simbatch] start a simulation [batch simulation] make accelerator create an accelerator IP from the BM make design create an accelerator design make bitstream [design bitstream] create the firwware [accelerator firmware] make program flash the device into the destination target make xclbin create a platform firmware make clean remove all the build files

Toolchain and helper tool Kernel config style

Complementary to the Makefile and the local.mk file, a kernel config style file is used to specify the build operations.



To explore the toolchain

To flash the board with the code from the previous example



To build a BondMachine with a processor and a shared object

To flash the board




To build a dual-core BondMachine

To connect cores

To flash the board

BondMachine web front-end

Operations on BondMachines can also be performed via an under development web



M.Mariotti, 30/11/2023

Simulation

An important feature of the tools is the possibility of simulating BondMachine behavior.

An event input file describes how BondMachines elements has to change during the simulation timespan and which one has to be be reported.

The simulator can produce results in the form of:

- Activity log of the BM internal.
- Graphical representation of the simulation.
- Report file with quantitative data. Useful to construct metrics

Graphical simulation in action

Simulation

An important feature of the tools is the possibility of simulating BondMachine behavior.

An event input file describes how BondMachines elements has to change during the simulation timespan and which one has to be be reported.

The simulator can produce results in the form of:

- Activity log of the BM internal.
- Graphical representation of the simulation.
- Report file with quantitative data. Useful to construct metrics

Graphical simulation in action



An important feature of the tools is the possibility of simulating BondMachine behavior.

An event input file describes how BondMachines elements has to change during the simulation timespan and which one has to be be reported.


The simulator can produce results in the form of:

- Activity log of the BM internal.
- Graphical representation of the simulation.
- Report file with quantitative data. Useful to construct metrics

Graphical simulation in action



To show the simulation capabilities of the framework



The same engine that simulate BondMachines can be used as emulator.

Through the emulator BondMachines can be used on Linux workstations.

M.Mariotti, 30/11/2023

Molding the BondMachine

As stated before BondMachines are not general purpose architectures, and to be effective have to be shaped according the specific problem.

Several methods (apart from writing in assembly and building a BondMachine from scratch) have been developed to do that:

bondgo: A new type of compiler that create not only the CPs assembly but also the architecture itself.

basm: The BondMachine Assembler.

A set of API to create BondMachine to fit a specific computational problems.

An Evolutionary Computation framework to "grow" BondMachines according some fitness function via simulation.

A set of tools to use BondMachine in Machine Learning.

Molding the BondMachine

As stated before BondMachines are not general purpose architectures, and to be effective have to be shaped according the specific problem.

Several methods (apart from writing in assembly and building a BondMachine from scratch) have been developed to do that:

bondgo: A new type of compiler that create not only the CPs assembly but also the architecture itself.

basm: The BondMachine Assembler.

A set of API to create BondMachine to fit a specific computational problems.

An Evolutionary Computation framework to "grow" BondMachines according some fitness function via simulation.

A set of tools to use BondMachine in Machine Learning.

Molding the BondMachine

As stated before BondMachines are not general purpose architectures, and to be effective have to be shaped according the specific problem.

Several methods (apart from writing in assembly and building a BondMachine from scratch) have been developed to do that:

bondgo: A new type of compiler that create not only the CPs assembly but also the architecture itself.

basm: The BondMachine Assembler.

A set of API to create BondMachine to fit a specific computational problems.

An Evolutionary Computation framework to "grow" BondMachines according some fitness function via simulation.

A set of tools to use BondMachine in Machine Learning.

As stated before BondMachines are not general purpose architectures, and to be effective have to be shaped according the specific problem.

Several methods (apart from writing in assembly and building a BondMachine from scratch) have been developed to do that:

bondgo: A new type of compiler that create not only the CPs assembly but also the architecture itself.

basm: The BondMachine Assembler.

A set of API to create BondMachine to fit a specific computational problems.

An Evolutionary Computation framework to "grow" BondMachines according some fitness function via simulation.

A set of tools to use BondMachine in Machine Learning.

As stated before BondMachines are not general purpose architectures, and to be effective have to be shaped according the specific problem.

Several methods (apart from writing in assembly and building a BondMachine from scratch) have been developed to do that:

bondgo: A new type of compiler that create not only the CPs assembly but also the architecture itself.

basm: The BondMachine Assembler.

A set of API to create BondMachine to fit a specific computational problems.

An Evolutionary Computation framework to "grow" BondMachines according some fitness function via simulation.

A set of tools to use BondMachine in Machine Learning.

As stated before BondMachines are not general purpose architectures, and to be effective have to be shaped according the specific problem.

Several methods (apart from writing in assembly and building a BondMachine from scratch) have been developed to do that:

bondgo: A new type of compiler that create not only the CPs assembly but also the architecture itself.

basm: The BondMachine Assembler.

A set of API to create BondMachine to fit a specific computational problems.

An Evolutionary Computation framework to "grow" BondMachines according some fitness function via simulation.

A set of tools to use BondMachine in Machine Learning.

As stated before BondMachines are not general purpose architectures, and to be effective have to be shaped according the specific problem.

Several methods (apart from writing in assembly and building a BondMachine from scratch) have been developed to do that:


bondgo: A new type of compiler that create not only the CPs assembly but also the architecture itself.

basm: The BondMachine Assembler.

- A set of API to create BondMachine to fit a specific computational problems.
- An Evolutionary Computation framework to "grow" BondMachines according some fitness function via simulation.
 - A set of tools to use BondMachine in Machine Learning.



Mapping specific computational problems to BMs




more about these tools

M.Mariotti, 30/11/2023


The BondMachine Project

2B



more about these tools

M.Mariotti, 30/11/2023




more about these tools

M.Mariotti, 30/11/2023

The BondMachine Project

2B




more about these tools

M.Mariotti, 30/11/2023


The BondMachine Project

2B




more about these tools

M.Mariotti, 30/11/2023



more about these tools



more about these tools



Bondgo is the name chosen for the compiler developed for the BondMachine.

The compiler source language is Go as the name suggest.

Bondgo


This is the standard flow when building computer programs


Bondgo

This is the standard flow when building computer programs

high level language source







Bondgo


Bondgo does something different from standard compilers ...


Bondgo


Bondgo does something different from standard compilers ...


high level GO source


M.Mariotti, 30/11/2023













































To create a BondMachine from a Go source file

- To build the architecture
- To build the program
- To create the firmware and flash it to the board


Bondgo


... it can do even much more interesting things when compiling concurrent programs.


Bondgo


... it can do even much more interesting things when compiling concurrent programs.


high level GO source

















Compiling the code with the bondgo compiler:

bondgo -input-file ds.go -mpm

The toolchain perform the following steps:

- Map the two goroutines to two hardware cores.
- Creates two types of core, each one optimized to execute the assigned goroutine.
- Creates the two binaries.
- Connected the two core as inferred from the source code, using special IO registers. The result is a multicore BondMachine:



Compiling Architectures	

One of the most important result

The architecture creation is a part of the compilation process.


M.Mariotti, 30/11/2023




To use bondgo to create a chain of interconnected processors

To flash the firmware to the board






























Bondgo Go in hardware Bondgo implements a sort of "Go in hardware"


High level Go source code is directly mapped to interconnected processors without Operating Systems or runtimes.




M.Mariotti, 30/11/2023

Bondgo Go in hardware Bondgo implements a sort of "Go in hardware"

High level Go source code is directly mapped to interconnected processors without Operating Systems or runtimes.








Bondgo Go in hardware Bondgo implements a sort of "Go in hardware"


High level Go source code is directly mapped to interconnected processors without Operating Systems or runtimes.



Bondgo Go in hardware

Bondgo implements a sort of "Go in hardware".

High level Go source code is directly mapped to interconnected processors without Operating Systems or runtimes.



Go in hardware Second idea on the BondMachine


The idea was: Build a computing system with a decreased number of layers resulting in a lower HW/SW gap.

This would raise the overall performances yet keeping an user friendly way of programming.

Between HW and SW there is only the processor abstraction, no Operating System nor runtimes. Despite that programming is done at high level.

Layers, Abstractions and Interfaces

and BondMachines



The BondMachine Project

M.Mariotti, 30/11/2023

example
bondgo stream processing example
 package main
<pre>func streamprocessor(a *[]uint8, b *[]uint8,</pre>
b := make([]uint8, 256) c := make([]uint8, 256)
// some a and b values fill
<pre>for i := 0; i < 256; i++ { go streamprocessor(&a, &b, &c, uint8(i)) } }</pre>

The compilation of this example results in the creation of a 257 CPs where 256 are the stream processors executing the code in the function called *streamprocessor*, and one is the coordinating CP. Each stream processor is optimized and capable only to make additions since it is the only operation requested by the source code. The three slices created on the main function are passed by reference to the Goroutines then a shared RAM is created by the *Bondgo* compiler available to the generated CPs.

M.Mariotti, 30/11/2023

The BondMachine assembler Basm is the compiler complementary tools.

It is a standard assembler that can be used to build code for the BondMachine. Given the "fluid" nature of the BM architectures, BASM has some unique features:

Support for code fragments

Support for template based assembly code

Fragments composition: combining and rewriting

- Building hardware from assembly
- Software/Hardware rearrange capabilities
- LLVM IR import

The BondMachine assembler Basm is the compiler complementary tools.

It is a standard assembler that can be used to build code for the BondMachine. Given the "fluid" nature of the BM architectures, BASM has some unique features:

Support for code fragments

Support for template based assembly code

Fragments composition: combining and rewriting

Building hardware from assembly

Software/Hardware rearrange capabilities

LLVM IR import

The BondMachine assembler Basm is the compiler complementary tools.

It is a standard assembler that can be used to build code for the BondMachine. Given the "fluid" nature of the BM architectures, BASM has some unique features:

Support for code fragments

Support for template based assembly code

Fragments composition: combining and rewriting

Building hardware from assembly

Software/Hardware rearrange capabilities

The BondMachine assembler Basm is the compiler complementary tools.

It is a standard assembler that can be used to build code for the BondMachine. Given the "fluid" nature of the BM architectures, BASM has some unique features:

Support for code fragments

Support for template based assembly code

Fragments composition: combining and rewriting

Building hardware from assembly

Software/Hardware rearrange capabilities

The BondMachine assembler Basm is the compiler complementary tools.

It is a standard assembler that can be used to build code for the BondMachine. Given the "fluid" nature of the BM architectures, BASM has some unique features:

Support for code fragments

Support for template based assembly code

Fragments composition: combining and rewriting

Building hardware from assembly

Software/Hardware rearrange capabilities

The BondMachine assembler Basm is the compiler complementary tools.

It is a standard assembler that can be used to build code for the BondMachine. Given the "fluid" nature of the BM architectures, BASM has some unique features:


Support for code fragments


Support for template based assembly code


Fragments composition: combining and rewriting


Building hardware from assembly


Software/Hardware rearrange capabilities























Basm An example	
	basm example
	%section code1 .romtext entry _start ; Entry point _start:
	clr r0 rset r0,49 rset r1,45 mov vtm0:[r1], r0 rset r0, 50 r2v r0, 128 clr r0 j_start
	Xendsection
	<pre>%meta cpdef cpul romcode: codel, ramsize:8 %meta sodef videomemory constraint:vtextmem:0:3:3:16:16 %meta soatt videomemory cp: cpul, index:0 %meta bmdef global registersize:8</pre>



The Basm fragments are the main feature of the assembler.

They are small pieces of code that can be assembled in different ways to form more complex code and in the end a CP. T hey can for example:

- Be called as it were a function
- Be rewritten free or use a particular CP hardware (a register)
- Be logically combined with other fragments via metadata to for abstract graphs and ...
 - ... part of these graphs can be placed in different CPs



They are small pieces of code that can be assembled in different ways to form more complex code and in the end a CP. T hey can for example:

Be called as it were a function

- Be rewritten free or use a particular CP hardware (a register)
- Be logically combined with other fragments via metadata to for abstract graphs and ...
 - \ldots part of these graphs can be placed in different CPs



The Basm fragments are the main feature of the assembler.

They are small pieces of code that can be assembled in different ways to form more complex code and in the end a CP. T hey can for example:

- - Be called as it were a function
 - Be rewritten free or use a particular CP hardware (a register)
 - Be logically combined with other fragments via metadata to for abstract graphs and ...
 - ... part of these graphs can be placed in different CPs



They are small pieces of code that can be assembled in different ways to form more complex code and in the end a CP.

T hey can for example:

- Be called as it were a function
- Be rewritten free or use a particular CP hardware (a register)
- Be logically combined with other fragments via metadata to for abstract graphs and ...

... part of these graphs can be placed in different CPs




They are small pieces of code that can be assembled in different ways to form more

complex code and in the end a CP.

T hey can for example:

- Be called as it were a function
- Be rewritten free or use a particular CP hardware (a register)
- Be logically combined with other fragments via metadata to for abstract graphs and ...
- ... part of these graphs can be placed in different CPs



For example the template above is used to define the weight of a neural network. The multiplication operation is specified via template. When filled with a specific operation the resulting hardware will be optimized for that.




To create a BondMachine from a Basm source file


- To build the accelerator
- To build the xclbin
- To upload the xclbin to the board and use it

Basm Abstract Assembly

The Assembly language for the BM has been kept as independent as possible from the particular CP.

Given a specific piece of assembly code Basm has the ability to compute the "minimum CP" that can execute that code.





These are Building Blocks for complex BondMachines.

With these Building Blocks Several libraries have been developed to map specific problems on BondMachines: Symbond, to handle mathematical expression.

Boolbond, to map boolean expression.

Matrixwork, to perform matrices operations.

more about these tools

With these Building Blocks

Several libraries have been developed to map specific problems on BondMachines:

Symbond, to handle mathematical expression.

Boolbond, to map boolean expression.

Matrixwork, to perform matrices operations.

more about these tools

With these Building Blocks Several libraries have been developed to map specific problems on BondMachines:

Symbond, to handle mathematical expression.

Boolbond, to map boolean expression.

Matrixwork, to perform matrices operations.

more about these tools

With these Building Blocks


Several libraries have been developed to map specific problems on BondMachines:

Symbond, to handle mathematical expression.

Boolbond, to map boolean expression.


Matrixwork, to perform matrices operations.

more about these tools




Resulting in:

M.Mariotti, 30/11/2023



Resulting in:


M.Mariotti, 30/11/2023




Boolbond

symbond -expression "sum(var(x),const(2))" -save-bondmachine bondmachine.json

Resulting in:






Boolbond

boolbond -system-file expression.txt -save-bondmachine bondmachine.json

Resulting in:

M.Mariotti, 30/11/2023



o:var(t) o:var(l)

Boolbond

boolbond -system-file expression.txt -save-bondmachine bondmachine.json

Resulting in:

M.Mariotti, 30/11/2023


```
Builders API
Boolbond
        A system of boolean equations, input and output variables are expressed as in the
                                                    example file:
     var(z)=or(var(x),not(var(y)))
     var(t) = or(and(var(x),var(y)),var(z))
     var(l) = and(xor(var(x),var(y)),var(t))
     i:var(x)
     i:var(v)
     o:var(z)
     o:var(t)
```

o:var(l)

Boolbond

boolbond -system-file expression.txt -save-bondmachine bondmachine.json

Resulting in:






To create complex multi-cores from boolean expressions





Matrix multiplication

if mymachine, $ok := matrixwork.Build_M(n, t)$; ok == nil ...




Evolutionary BondMachine







The BondMachine Project




The BondMachine Project



The BondMachine Project



The BondMachine Project







Interconnected BondMachines

What if we could extend the this layer to multiple interconnected devices ?

M.Mariotti, 30/11/2023

BondMachine Clustering

So far we saw:

An user friendly approach to create processors (single core).

Optimizing a single device to support intricate computational work-flows (multi-cores) over an heterogeneous layer.

Interconnected BondMachines

What if we could extend the this layer to multiple interconnected devices ?

M.Mariotti, 30/11/2023



An user friendly approach to create processors (single core).

Optimizing a single device to support intricate computational work-flows (multi-cores) over an heterogeneous layer.

Interconnected BondMachines

What if we could extend the this layer to multiple interconnected devices ?

M.Mariotti, 30/11/2023



An user friendly approach to create processors (single core).

Optimizing a single device to support intricate computational work-flows (multi-cores) over an heterogeneous layer.

Interconnected BondMachines

What if we could extend the this layer to multiple interconnected devices ?

M.Mariotti, 30/11/2023

The same logic existing among CP have been extended among different BondMachines organized in clusters.

Protocols, one ethernet called *etherbond* and one using UDP called *udpbond* have been created for the purpose.

FPGA based BondMachines, standard Linux Workstations, Emulated BondMachines might join a cluster an contribute to a single distributed computational problem.

M.Mariotti, 30/11/2023



The same logic existing among CP have been extended among different BondMachines organized in clusters.

Protocols, one ethernet called *etherbond* and one using UDP called *udpbond* have been created for the purpose.


FPGA based BondMachines, standard Linux Workstations, Emulated BondMachines might join a cluster an contribute to a single distributed computational problem.

M.Mariotti, 30/11/2023

The same logic existing among CP have been extended among different BondMachines organized in clusters.

Protocols, one ethernet called *etherbond* and one using UDP called *udpbond* have been created for the purpose.

FPGA based BondMachines, standard Linux Workstations, Emulated BondMachines might join a cluster an contribute to a single distributed computational problem.




A distributed example

package main import ("bondgo" func pong() {

distributed counter var inO bondgo.Input var out0 bondgo.Output in0 = bondgo.Make(bondgo.Input. 3) out0 = bondgo.Make(bondgo.Output, 5) bondgo.IOWrite(out0, bondgo.IORead(in0)+1)

```
func main() {
   var inO bondgo.Input
  var out0 bondgo.Output
   in0 = bondgo.Make(bondgo.Input, 5)
  out0 = bondgo.Make(bondgo.Output, 3)
device_1:
   go pong()
      bondgo.IOWrite(out0, bondgo.IORead(in0))
```







A general result

Parts of the system can be redeployed among different devices without changing the system behavior (only the performances).

M.Mariotti, 30/11/2023







Depending on the board, several ways of using BM as accelerators are possible:

USB connection: BM and host connected via USB. A custom protocol over serial is used to communicate with the board (BMMRP).

AXI MM on SoC (kernel): The BM and the PS are on the same chip and the communication is done via AXI MM. BMMRP is also used here but implemented in custom kernel module.

- AXI MM on Soc (Pynq): The BM and the PS are on the same chip and the communication is done via AXI MM. The Pynq framework is used for the BM.
- AXI Stream on Soc (Pynq): The BM and the PS are on the same chip and the communication is done via AXI Stream. The Pynq framework is used for the BM.
- AXI Stream on PCIe (Pynq): The BM is connected to the host PC via PCIe and the communication is done via AXI Stream, the XRT platform is used to communicate with the BM via Pynq.

Depending on the board, several ways of using BM as accelerators are possible:

USB connection: BM and host connected via USB. A custom protocol over serial is used to communicate with the board (BMMRP).

AXI MM on SoC (kernel): The BM and the PS are on the same chip and the communication is done via AXI MM. BMMRP is also used here but implemented in custom kernel module.

- AXI MM on Soc (Pynq): The BM and the PS are on the same chip and the communication is done via AXI MM. The Pynq framework is used for the BM.
- AXI Stream on Soc (Pynq): The BM and the PS are on the same chip and the communication is done via AXI Stream. The Pynq framework is used for the BM.
- AXI Stream on PCIe (Pynq): The BM is connected to the host PC via PCIe and the communication is done via AXI Stream, the XRT platform is used to communicate with the BM via Pynq.

Depending on the board, several ways of using BM as accelerators are possible:

USB connection: BM and host connected via USB. A custom protocol over serial is used to communicate with the board (BMMRP).

AXI MM on SoC (kernel): The BM and the PS are on the same chip and the communication is done via AXI MM. BMMRP is also used here but implemented in custom kernel module.

AXI MM on Soc (Pynq): The BM and the PS are on the same chip and the communication is done via AXI MM. The Pynq framework is used for the BM.

AXI Stream on Soc (Pynq): The BM and the PS are on the same chip and the communication is done via AXI Stream. The Pynq framework is used for the BM.

AXI Stream on PCIe (Pynq): The BM is connected to the host PC via PCIe and the communication is done via AXI Stream, the XRT platform is used to communicate with the BM via Pynq.

Depending on the board, several ways of using BM as accelerators are possible:


- USB connection: BM and host connected via USB. A custom protocol over serial is used to communicate with the board (BMMRP).
- AXI MM on SoC (kernel): The BM and the PS are on the same chip and the communication is done via AXI MM. BMMRP is also used here but implemented in custom kernel module.
- AXI MM on Soc (Pynq): The BM and the PS are on the same chip and the communication is done via AXI MM. The Pynq framework is used for the BM.
- AXI Stream on Soc (Pynq): The BM and the PS are on the same chip and the communication is done via AXI Stream. The Pynq framework is used for the BM.
- AXI Stream on PCIe (Pynq): The BM is connected to the host PC via PCIe and the communication is done via AXI Stream, the XRT platform is used to communicate with the BM via Pynq.

Depending on the board, several ways of using BM as accelerators are possible:


- USB connection: BM and host connected via USB. A custom protocol over serial is used to communicate with the board (BMMRP).
- AXI MM on SoC (kernel): The BM and the PS are on the same chip and the communication is done via AXI MM. BMMRP is also used here but implemented in custom kernel module.
- AXI MM on Soc (Pynq): The BM and the PS are on the same chip and the communication is done via AXI MM. The Pynq framework is used for the BM.
- AXI Stream on Soc (Pynq): The BM and the PS are on the same chip and the communication is done via AXI Stream. The Pynq framework is used for the BM.
- AXI Stream on PCIe (Pynq): The BM is connected to the host PC via PCIe and the communication is done via AXI Stream, the XRT platform is used to communicate with the BM via Pynq.


Depending on the board, several ways of using BM as accelerators are possible:


- USB connection: BM and host connected via USB. A custom protocol over serial is used to communicate with the board (BMMRP).
- AXI MM on SoC (kernel): The BM and the PS are on the same chip and the communication is done via AXI MM. BMMRP is also used here but implemented in custom kernel module.
- AXI MM on Soc (Pynq): The BM and the PS are on the same chip and the communication is done via AXI MM. The Pynq framework is used for the BM.
 - AXI Stream on Soc (Pynq): The BM and the PS are on the same chip and the communication is done via AXI Stream. The Pynq framework is used for the BM.
- AXI Stream on PCIe (Pynq): The BM is connected to the host PC via PCIe and the communication is done via AXI Stream, the XRT platform is used to communicate with the BM via Pynq.





GCC with -O0













Interconnection firmware


The input and output buses are the endpoints that we would like to have on the linux system.






Interconnection firmware

The input and output buses are the endpoints that we would like to have on the linux system.



Custom HW design

clk




The Advanced eXtensible Interface Protocol

AXI is a communication bus protocol defined by ARM as part of the Advanced Microcontroller Bus Architecture (AMBA) standard. There are 3 types of AXI Interfaces:


AXI Full: for high-performance memory-mapped requirements. AXI Lite: for low-throughput memory-mapped communication.

AXI Stream: for high-speed streaming data.

Enable interrupt tapport	+ = intertors = 500_AXI	Name Interface Type Interface Mode Cluta Width (Bitt) Merrory Size (Dytes Number of Register		0 v v v v v 0 [H.512]
--------------------------	-------------------------------	---	--	--



M.Mariotti, 30/11/2023



M.Mariotti, 30/11/2023

Linux

Now that we have a custom accelerated hardware, we need a Linux distro to run on it.

Common Features

Complete system build from source Allow choice of kernel and bootloader Support for modifying packages with patches or custom configuration files Can build cross-toolchains for development Convenient support for read-only root filesystems Support offline builds The build configuration files integrate well with SCM tools


Yocto


Convenient sharing of build configuration among similar projects (meta-layers) Larger community (Linux Foundation project) Can build a toolchain that runs on the target A package management system

Buildroot

Simple Makefile approach, easier to understand how the build system works Reduced resource requirements on the build machine Very easy to customize the final root filesystem (overlays)

Credits: https://jumpnowtek.com/linux/Choosing-an-embedded-linux-build-system.html






M.Mariotti, 30/11/2023


kernel module

The accelerator endpoints are exposed via AXI memory-mapped as memory location of the arm processor running Linux.

To properly use the accelerator from user space, the kernel has to handle the accelerator endpoints and make them available to user space.

We developed a kernel module for our accelerators. It manages 3 data flows:







M.Mariotti, 30/11/2023

Kernel from and to user space: char device

The communication are through the standard read and write system call on a kernel generated char device

A language has been implemented for the desired operations





AXI guarantees consistency and transfer to the firmware input ports. Moreover the data flow from kernel cannot saturate the PL part.

PS (arm)


App

Linux based OS

Firmware to kernel: IRQ

Different story is the data flow from the FPGA to the PS part. Data can easily flow so fast to saturate and make the PS part completely unusable.

The firmware collect all the changes to send and fill in a list using a dedicated AXI register




Firmware to kernel: IRQ

Different story is the data flow from the FPGA to the PS part. Data can easily flow so fast to saturate and make the PS part completely unusable.

The firmware collect all the changes to send and fill in a list using a dedicated AXI register

Stop accepting new changes from the IP




Firmware to kernel: IRQ

Different story is the data flow from the FPGA to the PS part. Data can easily flow so fast to saturate and make the PS part completely unusable.


The firmware collect all the changes to send and fill in a list using a dedicated AXI register

Stop accepting new changes from the IP Send an interrupt request to the kernel



Firmware to kernel: IRQ

Different story is the data flow from the FPGA to the PS part. Data can easily flow so fast to saturate and make the PS part completely unusable.



The BondMachine Project

FPGA


Custom HW design

Interconnec

Wires

Firmware to kernel: IRQ

Different story is the data flow from the FPGA to the PS part. Data can easily flow so fast to saturate and make the PS part completely unusable.



The BondMachine Project

FPGA


Custom HW design

Interconnec

Wires

Firmware to kernel: IRQ

Different story is the data flow from the FPGA to the PS part. Data can easily flow so fast to saturate and make the PS part completely unusable.




The BondMachine Project


FPGA


Custom HW design

Interconnec

Wires













Check of the correctness of the accelerator results


Benchmark of the execution














Correctness and module debug

To verify the correct computation of the accelerator:

a tool to monitor the AXI memory

write directly to AXI memory mapped input addresses (through devmem)

1	# ./mon	itor -g 0:	<43c00000 -n	3			
			(0x43c00003)		(0x43c00002)	(0x43c00001)	(0x43c00000)
			(0x43c00007)		(0x43c00006)	(0x43c00005)	(0x43c00004)
			(0x43c0000b)		(0x43c0000a)	(0x43c00009)	(0x43c00008)
			(0x43c0000f)		(0x43c0000e)	(0x43c0000d)	(0x43c0000c)
			(0x43c00013)		(0x43c00012)	(0x43c00011)	(0x43c00010)
			(0x43c00017)		(0x43c00016)	(0x43c00015)	(0x43c00014)
			(0x43c0001b)		(0x43c0001a)	(0x43c00019)	(0x43c00018)
			(0x43c0001f)		(0x43c0001e)	(0x43c0001d)	(0x43c0001c)
	PS2PL:		(0x43c00023)		(0x43c00022)	(0x43c00021)	(0x43c00020)
	STATES:		(0x43c00027)		(0x43c00026)	(0x43c00025)	(0x43c00024)
			(0x43c0002b)				
			(0x43c0002f)				
			(0x43c00033)		(0x43c00032)	(0x43c00031)	(0x43c00030)
			(0x43c00037)		(0x43c00036)	(0x43c00035)	(0x43c00034)
			(⊗x43c0003b)				
			(0x43c0003f)				
			(0x43c00043)				
			(0x43c00047)				
	bench:		(0x43c0004b)				
. 1	PL2PS:		(0x43c00004f)				
	CHANGE :		(0x43c00053)		(0x43c00052)	(0x43c00051)	(0x43c00050)

check the AXI memory mapped output addresses

M.Mariotti, 30/11/2023

Correctness and module debug

To verify the correct computation of the accelerator:

a tool to monitor the AXI memory

write directly to AXI memory mapped input addresses (through devmem)

check the AXI memory mapped output addresses

1	# /mon	itor -a ŵ	x43c00000 -n	2			
	i0:		(0x43c00003)		(0x43c00002)	(8x43c88881)	(0×43/00000)
			(0x43c00003)				
	i2:		(0x43c0000b)				
	(3:		(0x43c00000)				(0x43c0000c)
	(4:		(0x43c00001) (0x43c00013)				
	14: 15:		(0x43c00013) (0x43c00017)				
	15: 16:		(0x43c00017) (0x43c0001b)				
	10: 17:		(0x43c00010) (0x43c0001f)				
	PS2PL:		(0x43c00023)				
	STATES:		(0x43c00027)				
			(0x43c0002b)				
			(0x43c0002f)				
			(0x43c00033)				
			(0x43c00037)				
			(0x43c0003b)				
			(0x43c0003f)				
			(0x43c00043)		(0x43c00042)	(0x43c00041)	(0x43c00040)
			(0x43c00047)		(0x43c00046)	(0x43c00045)	(0x43c00044)
	bench:		(0x43c0004b)		(0x43c0004a)	(0x43c00049)	(0x43c00048)
	PL2PS:		(0x43c0004f)		(0x43c0004e)	(0x43c0004d)	(0x43c0004c)
	CHANGE :		(0x43c00053)		(0x43c00052)	(0x43c00051)	(0x43c00050)

devmem @x43c00000 b 1

Correctness and module debug

To verify the correct computation of the accelerator:

a tool to monitor the AXI memory

write directly to AXI memory mapped input addresses (through devmem)

check the AXI memory mapped output addresses

# ./monitor -g 0x43c00000 -n 8	
i0: 00000000 (0x43c00003) 0000000 (0x43c00002) 00000000 (0x43c00001) 1111010 (0x43c0000	0)
i1: 00000000 (0x43c00007) 0000000 (0x43c00006) 00000000 (0x43c00005) 00000000 (0x43c00005)	4)
12: 00000000 (0x43c00000) 0000000 (0x43c00000 (0x43c00000) (0x43c00000) (0x43c00000)	8)
(3: 00000000 (0x43c0000f) 0000000 (0x43c0000e) 00000000 (0x43c0000d) 00000000 (0x43c0000d)	
(4: 00000000 (0x43c00013) 0000000 (0x43c00012) 00000000 (0x43c00011) 00000000 (0x43c000	0)
(5: 00000000 (0x43c00017) 0000000 (0x43c00016) 00000000 (0x43c00015) 00000000 (0x43c000	
i6: 000000000 (0x43c0001b) 00000000 (0x43c0001a) 00000000 (0x43c00019) 00000000 (0x43c000	
i7: 000000000 (0x43c0001f) 00000000 (0x43c0001e) 000000000 (0x43c0001d) 00000000 (0x43c0001d)	
PS2PL: 000000000 (0x43c00023) 00000000 (0x43c00022) 000000000 (0x43c00021) 00000000 (0x43c0002	3)
STATES: 00000000 (0x43c00027) 00000000 (0x43c00026) 00000000 (0x43c00025) 00000000 (0x43c00025)	4)
og: 000000000 (0x43c0002b) 00000000 (0x43c0002a) 00000000 (0x43c00029) 11011100 (0x43c0002	
ol: 000000000 (0x43c0002f) 00000000 (0x43c0002e) 00000000 (0x43c0002d) 11101110 (0x43c0002	
o2: 000000000 (0x43c00033) 00000000 (0x43c00032) 00000000 (0x43c00031) 11011100 (0x43c0003	3)
o3: 000000000 (0x43c00037) 00000000 (0x43c00036) 00000000 (0x43c00035) 11101000 (0x43c0003	
o4: 000000000 (0x43c0003b) 00000000 (0x43c0003a) 00000000 (0x43c00039) 11011100 (0x43c0003	
o5: 000000000 (0x43c0003f) 00000000 (0x43c0003e) 00000000 (0x43c0003d) 11100010 (0x43c0003	
o6: 000000000 (0x43c000043) 00000000 (0x43c00042) 00000000 (0x43c00041) 11110100 (0x43c0004	
o7: 000000000 (0x43c000047) 00000000 (0x43c00046) 00000000 (0x43c00045) 11011100 (0x43c0004	
bench: 000000000 (0x43c00004b) 00000000 (0x43c0004a) 00000000 (0x43c00049) 00011101 (0x43c0004	
PL2PS: 000000000 (0x43c0004f) 11111111 (0x43c0004e) 10000000 (0x43c0004d) 00000000 (0x43c0004	
CHANGE: 000000000 (0x43c00053) 11111111 (0x43c00052) 11111111 (0x43c00051) 11000000 (0x43c0005	3)

devmem 0x43c00000 b 1

An example of error

<pre># ./mor i0:</pre>)x43c00000 -n (0x43c00003)	(0x43c00002)		(0x43c00001)		(0x43c00000)
i1:		(0x43c00007)	(0x43c00006)	00000000	(0x43c00005)	000000000	(0x43c00004)
i2:		(0x43c0000b)	(0x43c00000)	00000000	(0x43c00009)	000000000	(0x43c00008)
i3:		(0x43c0000f)	(0x43c0000e)	00000000	(0x43c0000d)	000000000	(0x43c0000c)
i4:		(0x43c00013)	(0x43c00012)	00000000	(0x43c00011)	000000000	(0x43c00010)
		(0x43c00017)	(0x43c00016)	0000000	(0x43c00015)	000000000	(0x43c00014)
i6:		(0x43c0001b)	(0x43c0001a)		(0x43c00019)		(0x43c00018)
i7:		(0x43c0001f)	(0x43c0001e)		(0x43c0001d)		(0x43c0001c)
i8:		(0x43c00023)	(0x43c00022)		(0x43c00021)		(0x43c00020)
		(0x43c00027)	(0x43c00026)		(0x43c00025)		(0x43c00024)
i10:		(0x43c0002b)	(0x43c0002a)		(0x43c00029)		(0x43c00028)
		(0x43c0002f)	(0x43c0002e)		(0x43c0002d)		(0x43c0002c)
		(0x43c00033)	(0x43c00032)		(0x43c00031)		(0x43c00030)
PS2PL:		(0x43c00037)	(0x43c00036)		(0x43c00035)		(0x43c00034)
STATES:		(0x43c0003b)	(0x43c0003a)		(0x43c00039)		(0x43c00038)
00:		(0x43c0003f)	(0x43c0003e)		(0x43c0003d)		(0x43c0003c)
		(0x43c00043)	(0x43c00042)		(0x43c00041)		
		(0x43c00047)	(0x43c00046)		(0x43c00045)		(0x43c00044)
		(0x43c0004b)	(0x43c0004a)		(0x43c000 <u>49)</u>		
o4:		(0x43c0004f)	(0x43c0004e)		(0x43c000ld)		
o5:		(0x43c00053)	(0x43c00052)				(0:43c00050)
06:	000000000	(0x43c00057)	(0x43c00056)	00000000	(0x43c0005)		
		(0x43c0005b)	(0x43c0005a)				(0x43c00058)
o8:		(0x43c0005f)	(0x43c0005e)		(0x43c0005d)		(0x43c0005c)
		(0x43c00063)	(0x43c00062)		(0x43c00061)		(0x43c00060)
		(0x43c00067)	(0x43c00066)		(0x43c00065)		(0x43c00064)
		(0x43c0006b)	(0x43c0006a)		(0x43c00069)		(0x43c00068)
		(0x43c0006f)	(0x43c0006e)		(0x43c0006d)		(0x43c0006c)
		(0x43c00073)	(0x43c00072)		(0x43c00071)		(0x43c00070)
PL2PS:	00000000	(0x43c00077)	(0x43c00076)		(0x43c00075)		(0x43c00074)
CHANGE :		(0x43c0007b)	(0x43c0007a)		(0x43c00079)		(0x43c00078)

M.Mariotti, 30/11/2023

An example of error

i0:		(0x43c00003)			(0x43c00001)		(0x43c00000)
		(0x43c00007)		(0x43c00006)	(0x43c00005)		(0x43c00004)
		(0x43c0000b)		(0x43c0000a)	(0x43c00009)		(0x43c00008)
	000000000	(0x43c0000f)	00000000	(0x43c0000e)	(0x43c0000d)	000000000	(0x43c0000c)
		(0x43c00013)		(0x43c00012)	(0x43c00011)		(0x43c00010)
					(0x43c00015)		(0x43c00014)
	00000000			(0x43c0001a)	(0x43c00019)	000000000	(0x43c00018)
		(0x43c0001f)		(0x43c0001e)	(0x43c0001d)		(0x43c0001c)
i8:		(0x43c00023)	00000000	(0x43c00022)	(0x43c00021)		(0x43c00020)
		(0x43c00027)		(0x43c00026)	(0x43c00025)		(0x43c00024)
		(0x43c0002b)		(0x43c0002a)	(0x43c00029)		(0x43c00028)
i11:		(0x43c0002f)		(0x43c0002e)	(0x43c0002d)		(0x43c0002c)
i12:		(0x43c00033)		(0x43c00032)	(0x43c00031)		(0x43c00030)
S2PL:		(0x43c00037)		(0x43c00036)	(0x43c00035)		(0x43c00034)
STATES:		(0x43c0003b)		(0x43c0003a)	(0x43c00039)		(0x43c00038)
:00		(0x43c0003f)		(0x43c0003e)	(0x43c0003d)		(0x43c0003c)
51:		(0x43c00043)		(0x43c00042)	(0x43c00041)		(0x43c00040)
52:		(0x43c00047)		(0x43c00046)	(0x43c00045)		(0x43c00044)
53:		(0x43c0004b)		(0x43c0004a)	(0x43c000 <u>49)</u>	00000100	(0x43c00048)
54:		(0x43c0004f)		(0x43c0004e)	(0x43c000ld)	000000001	(0:43c0004c)
5:		(0x43c00053)		(0x43c00052)	(0x43c00051)		(0:43c00050)
56:		(0x43c00057)		(0x43c00056)	(0x43c00055)	00000010	(0:43c00054)
o7:		(0x43c0005b)		(0x43c0005a)	(0x43c00059)	00000010	(0x43c00058)
:8		(0x43c0005f)		(0x43c0005e)	(0x43c0005d)		(0x43c0005c)
o9:		(0x43c00063)		(0x43c00062)	(0x43c00061)		(0x43c00060)
510:		(0x43c00067)		(0x43c00066)	(0x43c00065)		(0x43c00064)
511:		(0x43c0006b)		(0x43c0006a)	(0x43c00069)		(0x43c00068)
512:		(0x43c0006f)		(0x43c0006e)	(0x43c0006d)		(0x43c0006c)
ol3 bcm		(0x43c00073)		(0x43c00072)	(0x43c00071)		(0x43c00070)
PL2PS:		(0x43c00077)		(0x43c00076)	(0x43c00075)		(0x43c00074)
HANGE:		(0x43c0007b)		(0x43c0007a)	(0x43c00079)		(0x43c00078)

• • •



The FPGA benchmarks do not include the PS part overhead (the comparisons are not really fair)

Benchmark: the CPU (Golang)


//
/
<pre>start := time.Now()</pre>
<pre>for k := 0; int64(k) < iter; k++ { for i := 0; i < n; i++ (output[i] = uint8(b)) }</pre>
<pre>for (i= 0; (< n; i++ (</pre>
<pre>return flog132(time.Since(start).Hicroseconds()) / flog132(time) func man() { for i = 2; i <= 32; i += { for i = 2; i <= 32; i += { for i = 1; i <= 32; i += {</pre>

Time measures: built-in golang facilities


- Energy measures: perf
- Intel(R) Xeon(R) CPU E3-1270 v5 @ 3.60GHz


Go 1.18.2

2	0.00543209	259280	3.858015-00
3	0.01831868	454200	2.205#TE-06
4	0.02399964	722280	L304002-06
5	0.00632906	1870400	9.34235-07
	0.00570083	1471400	6.796214-47
7	0.07163811	1835800	5.365828-41
	0.09997730	2737800	0.05364E-87
1	0.12237/012	3429200	2.818136-47
30	0.16490378	4465500	2.239396-01
11	0.00173032	5530300	L80822E-87
32	0.34205632	6643300	L505216-87
33	0.3390.6412	7762800	1.398338-47
34	0.35400825	8954800	L.13582E-07
15	0.3061176	18630508	9.40434E-00
25	0.44800504	11812200	8.455318-08
37	0.5084054	13004308	7.35542-08
35	0.5063083	15324508	6.52550-08
22	0.03375605	17024430	5.306326-00
20	0.708354	18718300	5.0728-08
21.	0.3553206	22133800	4.517908-00
22	0.0030085	22525300	4.250706-00
23	0.07467220	27348930	3.454754-01
24	1.3031791	28358308	3.429958-05











Benchmark an IP is not an easy task.

Fortunately we have a custom design and an FPGA.




Benchmark an IP is not an easy task.

Fortunately we have a custom design and an FPGA.




Benchmark an IP is not an easy task.

Fortunately we have a custom design and an FPGA.



Benchmark an IP is not an easy task.


Fortunately we have a custom design and an FPGA.



Benchmark an IP is not an easy task.

Fortunately we have a custom design and an FPGA.

We can put the benchmarks tool inside the accelerator.




Benchmark core clock cycles distributions




FPGA benchmark summary

	N	single op time (us)	Register LUTs	Slice LUTs	Power	single op energy (pJ)	CPs	
1	2	0.1044	947	875	0.005	522	6	
2	4	0.1587	1457	1813	0.015	2380.5	20	
3	8	0.2819	3131	4897	0.049	13813.1	72	
4	13	0.4456	6422	12819	0.138	61492.8	182	
5	16	0.5234	7950	15979	0.160	83744	272	
6	24	0.7432	10974	22669	0.199	147896.8	600	

Benchmark core



Comparisons: Performace



Comparisons: Energy






BondMachine recap

The BondMachine is a software ecosystem for the dynamical generation (from several HL types of origin) of computer architectures that can be synthesized of FPGA and

used as standalone devices,

as clustered devices,

and as firmware for computing accelerators.



M.Mariotti, 30/11/2023

BondMachine recap

The BondMachine is a software ecosystem for the dynamical generation (from several HL types of origin) of computer architectures that can be synthesized of FPGA and

used as standalone devices,

as clustered devices,

and as firmware for computing accelerators.



M.Mariotti, 30/11/2023


BondMachine recap

The BondMachine is a software ecosystem for the dynamical generation (from several HL types of origin) of computer architectures that can be synthesized of FPGA and

used as standalone devices,

as clustered devices,

and as firmware for computing accelerators.



M.Mariotti, 30/11/2023

BondMachine recap

The BondMachine is a software ecosystem for the dynamical generation (from several HL types of origin) of computer architectures that can be synthesized of FPGA and

used as standalone devices,

as clustered devices,

and as firmware for computing accelerators.


M.Mariotti, 30/11/2023

CCR 2015 First ideas, 2016 Poster, 2017 2022 2023 Talk

 InnovateFPGA 2018 Iron Award, Grand Final at Intel Campus (CA) USA

Invited lectures: "Advanced Workshop on

- Modern FPGA Based Technology for Scientific Computing^{II}, ICTP 2019 and 2022
 - Invited lectures: "NiPS Summer School 2019"
 - Golab 2018 talk
 - Several other talks and posters, ISGC 2019, SOSC 2022, 2023, INFN ML Hackathon 2022
 - Article published on Parallel Computing, Elsevier 2022



- CCR 2015 First ideas, 2016 Poster, 2017 2022
 2023 Talk
 - InnovateFPGA 2018 Iron Award, Grand Final at Intel Campus (CA) USA
- Invited lectures: "Advanced Workshop on Modern FPGA Based Technology for Scientific Computing", ICTP 2019 and 2022
- Invited lectures: "NiPS Summer School 2019"
- Golab 2018 talk
- Several other talks and posters, ISGC 2019, SOSC 2022, 2023, INFN ML Hackathon 2022
- Article published on Parallel Computing, Elsevier 2022





- CCR 2015 First ideas, 2016 Poster, 2017 2022 2023 Talk
- InnovateFPGA 2018 Iron Award, Grand Final at Intel Campus (CA) USA
- Invited lectures: "Advanced Workshop on Modern FPGA Based Technology for Scientific Computing", ICTP 2019 and 2022
- Invited lectures: "NiPS Summer School 2019"
- Golab 2018 talk
- Several other talks and posters, ISGC 2019, SOSC 2022, 2023, INFN ML Hackathon 2022
- Article published on Parallel Computing, Elsevier 2022



- CCR 2015 First ideas, 2016 Poster, 2017 2022 2023 Talk
- InnovateFPGA 2018 Iron Award, Grand Final at Intel Campus (CA) USA
- Invited lectures: "Advanced Workshop on Modern FPGA Based Technology for Scientific Computing", ICTP 2019 and 2022
- Invited lectures: "NiPS Summer School 2019"
- Golab 2018 talk
- Several other talks and posters, ISGC 2019, SOSC 2022, 2023, INFN ML Hackathon 2022
- Article published on Parallel Computing, Elsevier 2022



The BondMachine Toolkit Enabling Machine Learning on FPGA

Mirko Mariotti

Department of Physics and Geology - University of Perugia INFN Perugia

NiPS Summer School 2019 Architectures and Algorithms for Energy-Efficient IoT and HPC Applications 3-6 September 2019 - Perugia





- CCR 2015 First ideas, 2016 Poster, 2017 2022
 2023 Talk
 - InnovateFPGA 2018 Iron Award, Grand Final at Intel Campus (CA) USA
 - Invited lectures: "Advanced Workshop on Modern FPGA Based Technology for Scientific Computing", ICTP 2019 and 2022
 - Invited lectures: "NiPS Summer School 2019"Golab 2018 talk
- Several other talks and posters, ISGC 2019, SOSC 2022, 2023, INFN ML Hackathon 2022
- Article published on Parallel Computing, Elsevier 2022



- CCR 2015 First ideas, 2016 Poster, 2017 2022 2023 Talk
- InnovateFPGA 2018 Iron Award, Grand Final at Intel Campus (CA) USA
- Invited lectures: "Advanced Workshop on Modern FPGA Based Technology for Scientific Computing", ICTP 2019 and 2022
- Invited lectures: "NiPS Summer School 2019"
- Golab 2018 talk
- Several other talks and posters, ISGC 2019, SOSC 2022, 2023, INFN ML Hackathon 2022
- Article published on Parallel Computing, Elsevier 2022



- CCR 2015 First ideas, 2016 Poster, 2017 2022 2023 Talk
- InnovateFPGA 2018 Iron Award, Grand Final at Intel Campus (CA) USA
- Invited lectures: "Advanced Workshop on Modern FPGA Based Technology for Scientific Computing", ICTP 2019 and 2022
- Invited lectures: "NiPS Summer School 2019"
- Golab 2018 talk
- Several other talks and posters, ISGC 2019, SOSC 2022, 2023, INFN ML Hackathon 2022
- Article published on Parallel Computing, Elsevier 2022

Fabrics

The HDL code for the BondMachine has been tested on these devices/system: Digilent Basys3 - Xilinx Artix-7 - Vivado Kintex7 Evaluation Board - Vivado Digilent Zedboard and ebaz4205- Xilinx Zyng 7020 - Vivado ZC702 - Xilinx Zvng 7020 - Vivado Alveo boards - Xilinx - Vivado/Vitis Linux - Iverilog ice40lp1k icefun icebreaker icesugarnano - Lattice - Icestorm Terasic De10nano - Intel Cyclone V - Quartus Arrow Max1000 - Intel Max10 - Quartus Within the project other firmware have been written or tested: Microchip ENC28J60 Ethernet interface controller.

- Microchip ENC424J600 10/100 Base-T Ethernet interface controller.
- ESP8266 Wi-Fi chip.

Use cases

Two use cases in Physics experiments are currently being developed:
Real time pulse shape analysis in neutron detectors
bringing the intelligence to the edge
Test beam for space experiments
increasing testbed operations efficiency
And not only in Physics:
Machine learning accelerators
Ultra low latency inference

- Edge computing
 - Power efficiency for IoT
 - Heterogeneous computing
 - Exotic HW/SW/OS architectures
 - Research in innovative OS design



Machine Learning with BondMachine

Architectures with multiple interconnected processors like the ones produced by the BondMachine Toolkit are a perfect fit for Neural Networks and Computational Graphs.

Several ways to map this structures to BondMachine has been developed:

- A native Neural Network library
- A Tensorflow to BondMachine translator
- An NNEF based BondMachine composer

Machine Learning with BondMachine

Architectures with multiple interconnected processors like the ones produced by the BondMachine Toolkit are a perfect fit for Neural Networks and Computational Graphs.

Several ways to map this structures to BondMachine has been developed:


- A native Neural Network library
- A Tensorflow to BondMachine translator
- An NNEF based BondMachine composer

Machine Learning with BondMachine Native Neural Network library


The tool *neuralbond* allow the creation of BM-based neural chips from an API go interface.


Neurons are converted to BondMachine connecting processors.

Tensors are mapped to CP connections.



M.Mariotti, 30/11/2023





M.Mariotti, 30/11/2023

Machine Learning with BondMachine NNEF Composer

Neural Network Exchange Format (NNEF) is a standard from Khronos Group to enable the easy transfer of trained networks among frameworks, inference engines and devices

The NNEF BM tool approach is to descent NNEF models and build BondMachine multi-core accordingly

This approch has several advandages over the previous:

- It is not limited to a single framework
- NNEF is a textual file, so no complex operations are needed to read models



FPGA

- Digilent Zedboard
- Soc: Zynq XC7Z020-CLG484-1
- 512 MB DDR3
- Vivado 2020.2
- 100MHz
- PYNQ 2.6 (custom build)



Different boards

All tests were done using the **Zedboard** device, but BondMachine supports different boards also from different vendors (Intel lattice).






Xilinx Zynq-7000 SoC 85000 logic cells 53200 look-up tables (LUTs) PCIe card 2800000 logic cells 1732000 Look-Up Tables (LUTs) FPGA cluster ICSC Xilinx and Intel FPGAs



BM inference: A first tentative idea

A neuron of a neural network can be seen as Connecting Processor of BM

H1



 e^{z_j}

%section softmax .romtext iomode:sync			
entry_start ; Entry point			
_start:			
mov r8, 0f0.0			
<pre>{{range \$y := intRange "0" .Params.inputs}}</pre>			
{{printf "i2r r1,i%d\n" \$y}}			
mov r0, 0f1.0			
mov r2, 0f1.0			
mov r3, 0f1.0			
mov r4, 0f1.0			
mov r5, 0f1.0			
<pre>mov r7, {{\$.Params.expprec}}</pre>			
<pre>loop({printf "%d" \$y}):</pre>			
multf r2, r1			
multf r3, r4			
addf r4, r5			
mov r6, r2 divf r6, r3			
divf r6, r3			
· ·			
addf r0, r6			
· ·			
dec r7			
jz r7,exit{{printf "%d" \$y}}			
<pre>j loop{{printf "%d" \$y}}</pre>			
<pre>exit{{printf "%d" \$y}}:</pre>			
{{\$z := atoi \$.Params.pos}}			
{{if eq \$y \$z}}			
mov r9, r0			
%endsection			

inputs hidden layer output layer outputs

S1

S2

Y1

Y2

M.Mariotti, 30/11/2023

X1

X2

X3

Χ4


The BondMachine Project

-6 -4 -2 0 2 4


 $\sigma(\vec{z})_i$

From idea to implementation

Starting from High Level Code, a NN model trained with **TensorFlow** and exported in a standard interpreted by **neuralbond** that converts nodes and weights of the network into a set of heterogeneous processors.



M.Mariotti, 30/11/2023



A first test Dataset info:


- **Dataset name**: Banknote Authentication
- **Description**: Dataset on the distinction between genuine and counterfeit banknotes. The data was extracted from images taken from genuine and fake banknote-like samples.
- N. features: 4
- Classification: binary
- **Samples**: 1097

Neural network info: Class: Multilayer perceptron fully connected

Layers:

 An hidden layer with 1 linear neuron
 One output layer with 2 softmax neurons

Graphic representation:






To build a BondMachine with a trained Neural Network

Interact with the BondMachine via Jupyter

Fortunately we have a custom design and an FPGA.


We can put the benchmarks tool inside the accelerator.



The BondMachine Project

Fortunately we have a custom design and an FPGA.


We can put the benchmarks tool inside the accelerator.



The BondMachine Project


Fortunately we have a custom design and an FPGA.

We can put the benchmarks tool inside the accelerator.



Fortunately we have a custom design and an FPGA.


We can put the benchmarks tool inside the accelerator.



The BondMachine Project

Fortunately we have a custom design and an FPGA.

We can put the benchmarks tool inside the accelerator.




Inference evaluation

Evaluation metrics used:

Inference speed: time taken to predict a sample i.e. time between the arrival of the input and the change of the output measured with the **benchcore**; **Resource usage**: luts and registers in use;

Accuracy: as the percentage of error on predictions.



 σ : 2875.94

Mean: 10268.45

Latency: 102.68 µs

resource	value	occupancy	
regs	15122	28.42%	
luts	11192	10.51%	

Resource usage



A first example of optimization


Remember the softmax function?


$$\sigma(z_i) = \frac{e^{z_i}}{\sum_{j=1}^N e^{z_j}}$$


$$e^{x} = \sum_{l=0}^{K} \frac{x^{l}}{l!}$$


••• %section softmax .romtext iomode:sync entrv start : Entry point start: mov r8. 0f0.0 {{range \$y := intRange "0" .Params.inputs}} {{printf "i2r r1,i%d\n" \$v}} r0, 0f1.0 mov mov r2, 0f1.0 r3. 0f1.0 mov r4, 0f1.0 mov mov r5, 0f1.0 r7, {{\$.Params.expprec}} mov loop{{printf "%d" \$y}} multf r2, r1 multf r3, r4 addf r4, r5 mov r6. r2 divf r6. r3 addf r0, r6 dec r7.exit{{printf "%d" \$v}} loop{{printf "%d" \$v}} exit{{printf "%d" \$y}}: {{\$z := atoi \$.Params.pos}} {{if eq \$v \$z}}


mov r9, r0 %endsection

















Changing number of K of the exponential factors in the softmax function...




Changing number of K of the exponential factors in the softmax function...



Changing number of K of the exponential factors in the softmax function...





Reduced inference times by a factor of 10 ... only by decreasing the number of iterations.

	ebook						
		200					
An	other not	ebook is l			different ac	celerators	5.
		Software			BondMachine	2	
	prob0	prob1	class	prob0	prob1	class	
	0.6895	0.3104	0	0.6895	0.3104	0	
	0.5748	0.4251	0	0.5748	0.4251	0	

1

The output of the bm corresponds to the software output

0.4009

0.5990

1


Open the notebook

0.4009

0.5990

Why change numerical precision?

The same floating point number can be represented in different ways




Pro


- Reduced memory usage
- Increased computational speed
- Lower power consumption

Cons

- Reduced accuracy
- Increased rounding errors
- Limited range

M.Mariotti, 30/11/2023





Floating point FloPoCo

FloPoCo is an open source software project that provides a toolchain for automatically generating floating-point arithmetic operators implemented in hardware.

Features:

./flopoco pipeline=yes frequency=300 FPAdd wE=8 wF=23
Final report:
|---Entity RightShifter_24_by_max_26_F300_uid4
| Pipeline depth = 1
|---Entity IntAdder_27_f300_uid8
| Not pipelined
| ---Entity LZCShifter_28_to_28_counting_32_F300_uid16
| Pipeline depth = 2
|---Entity IntAdder_34_f300_uid20
| Not pipelined
Entity FPAdd_8_23_F300_uid2
Pipeline depth = 6
Output file: flopoco.vhdl



The BondMachine Project

exponent size and mantissa size can take arbitrary values

- \blacksquare 0, ∞ and NaN in explicit exception bits
 - not as special exponent values
 - two more exponent values available in FloPoCo
 - hardware efficient

2	1	WE	<₩F →>
exn	s		F

Tests FloPoCo implementation

We've already seen the pros and cons of changing the numerical precision

ro Cons Reduced memory usage Reduced Increased computational speed Increa

Reduced accuracy


Increased rounding errors

Limited range


How much computationally **faster** are the arithmetic operations implemented by **FloPoCo**?


How do latency, accuracy, occupancy and power consumption vary by changing the numerical precision and the exponent of the exponential?

Tests and results with FloPoCo




Tests and results with FloPoCo






M.Mariotti, 30/11/2023


Tests and results with FloPoCo





M.Mariotti, 30/11/2023


Tests and results with FloPoCo



Tests and results with FloPoCo


	19bit FloPoCo			16bit FloPoCo					
The second secon				22- 92 0 13- 10- 5- 1 2 3 5 10 13 16 20				20	
ĸ	Latency	Err prob0	Err prob1]	к	Latency	Err prob0	Err prob1	Pred
1	3.80 µs	0.1229	0.009		1	3.59 µs	1.3935	0.099	99.27%
2	5.04 µs	0.0193	0.0193		2	5.93 µs	0.0192	0.0191	100%
3	6.44 µs	0.0054	0.0054		3	6.21 µs	0.0057	0.0057	100%
5	9.21 µs	0.00024	0.00025	1	5	8.74 µs	0.00125	0.0019	100%
8	13.33 µs	0.00010	9.9151E-05		8	12.54 µs	0.00125	0.0019	100%
10	15.95 µs	0.00010	9.9151E-05		10	15.04 µs	0.0012	0.0019	100%
13	20.17 µs	0.00010	9.9151E-05		13	19.32 µs	0.0026	0.0025	99.63%
16	23.70 µs	0.00010	9.9151E-05]	16	22.87 µs	0.0037	1.8113	99.63%
20	29.67 µs	0.00010	9.9151E-05]	20	27.91 µs	0.0060	4.1385	98.54%

Tests and results with FloPoCo



Tests and results with FloPoCo

16bit FloPoCo						
	23- 23- 200 - 200	j j j		70		
к	Latency	Err prob0	Err prob1	Pred		
1	3.59 µs	1.3935	0.099	99.27%		
2	5.93 µs	0.0192	0.0191	100%		
3	6.21 µs	0.0057	0.0057	100%		
5	8.74 µs	0.00125	0.0010	1000/		
5	0.74 µs	0.00125	0.0019	100%		
8	12.54 μs	0.00125	0.0019	100%		
8 10	<u> </u>		0.0019			
8 10 13	12.54 μs 15.04 μs 19.32 μs	0.00125 0.0012 0.0026	0.0019 0.0019 0.0025	100% 100% 99.63%		
8 10	12.54 μs 15.04 μs	0.00125 0.0012	0.0019	100% 100%		




M.Mariotti, 30/11/2023


Results with FloPoCo

How do latency, accuracy, occupancy and power consumption vary by changing the


numerical precision ? 14000 12000 10000 8000 6000 bits Bits Usage Luts 8.84% 114704 7738 14.54% 16 13.54% 19 7202 32 14306 26.89%












Bits	Power
11	0.096 W
16	0.163 W
19	0.198 W
32	0.487 W



Linear quantization

Linear quantization is a widely used technique in signal processing, in particular in neural networks **reduces memory usage and computational complexity** by representing values with fewer bits, enabling **efficient deployment on resource-constrained devices** (but it may introduce some loss of accuracy).



BMnumbers translates the floating point number into the quantized equivalent using the data type lqs[s]t[t]


bmnumbers --show native -cast lqs16t1 -linear-data-range 1,ranges.txt "05<16>010010110" 0lq<16.1>13.73291015625


 $\ensuremath{\textbf{Corrected}}$ signed integer instructions are used in hardware

Quantized networks can be **simulated** to check if the precision is acceptable.

Quantization: tests, results and analysis

Linear quantization reduces memory usage and computational complexity by representing values with fewer bits, enabling efficient deployment on resource constrained devices (but it may introduce some loss of accuracy) FloPoCo Quantization





		FloPoCo			
Bits	Luts	Regs	Power	Latency	Pred
16	7738 (14%)	5487 (5%)	0.163W	6.21 µs	100%
32	14306 (26%)	9264 (8%)	0.487W	6.84 µs	100%

Bits	Luts	Regs	Power	Latency	Pred
8	2013 (3%)	2054 (2%)	0.024W	1.60 µs	91%
16	5259 (9%)	2774 (3%)	0.087W	1.60 µs	99%
32	11823 (22%)	4718 (5%)	0.203W	1.61 µs	99%

M.Mariotti, 30/11/2023



To build a BondMachine with a trained Neural Network ...

… with floating point 16bit precision

Interact with the BondMachine via Jupyter



To build a BondMachine with a trained Neural Network ...


… with fixed point 16bit

Interact with the BondMachine via Jupyter

The tools (neuralbond+basm) create a graph of relations among fragments of assembly


Not necessarily a fragment has to be mapped to a single CP

- They can arbitrarily be rearranged into CPs
- The resulting firmwares are identical in term of the computing outcome, but differs in occupancy and latency.



The tools (neuralbond+basm) create a graph of relations among fragments of assembly Not necessarily a fragment has to be mapped to a single CP


They can arbitrarily be rearranged into CPs The resulting firmwares are identical in term of the computing outcome, but differs in occupancy and latency.



The tools (neuralbond+basm) create a graph of relations among fragments of assembly Not necessarily a fragment has to be mapped to a single CP

They can arbitrarily be rearranged into CPs


The resulting firmwares are identical in term of the computing outcome, but differs in occupancy and latency.



The tools (neuralbond+basm) create a graph of relations among fragments of assembly Not necessarily a fragment has to be mapped to a single CP

They can arbitrarily be rearranged into CPs

The resulting firmwares are identical in term of the computing outcome, but differs in occupancy and latency.






Prune a processor and find out the outcomes





Copy a project directory and try pruning, collapsing, simulating and the assembly of the neurons





Bring it to cloud level: why?

So we "know" how to build firmware for ML inference in a vendor agnostic way. Can we **integrate it with cloud-native inference as-a-service** solution to get any advantage?

Ease of usage and flexibility

- Being able to deploy an inference algorithm on FPGA without caring for "where" the resources are
- Accessing ML predictions from a remote computing resource without having in place any specialized hardware or software piece
 - At the cost of increased latency \rightarrow to be carefully evaluated case by case
- Sharing the access to the same model predictions with other collaborators

Democratic access and management

Leveraging cloud/k8s native tools, you can reuse a well established way to orchestrate the bookkeeping and distribution of the payloads

Easy Prototyping

Automation of the build and load process -> the framework take care of vendor specific details


CHEP 2023

M.Mariotti, 30/11/2023

Implementing a KServe FPGA extension

The remote inference still an open field on many aspects, regardless we started from one of the main emerging ecosystems for ML: **Kubeflow** KServe in particular is the component responsible for providing inference endpoint as-a-Service Our simple workflow:

- **1** Train your model with your preferred framework (e.g. TF)
- 2 Store the model on a remote storage
 - S3 storage is the one used for our tests
- Oeploying the same model on a remote FPGA via a user friendly UI
- Get back the details of the endpoint to interact with
 - Either via HTTP or grpc protocols



CHEP 2023

M.Mariotti, 30/11/2023

Kserve extension implementation

The main components that we developed are:


- Custom WebUI to hide complexity to the user
 - A Kubeflow managed solution exists, we are planning to integrate this work eventually
 - We need additional metadata to be passed (e.g. board model, provider, hls engine etc)

Translate a **model load** request into conditional actions

- Load the bitstream file from the remote location directly
 - Pre built by the user on its own
- building a firmware "seamlessly" on an external building machine
- Eventually load the firmware on the FPGA board via the development of a grpc server installed on the machine that have access to the board

CHEP 2023





Where are we...

We have validated an end to end workflow with a generic ML algorithm. With the following steps:

> Load the model description to an S3 bucket Report the model URL and name in the WebUI

Selecting HLS engine (BM in this case)

Wait for the build server to build and store your firmware for the available FPGAs

- Store back the firmware on S3 bucket for further reuse
- Load the created firmware on a FPGA
- Publish the endpoint to send the prediction requests to and then do your prediction.

CHEP 2023

CT STORE + Object Browser					
	wser	fpga-models Created on: Wed, Apr 12:			
100.000	Choose your inferen	ce engine	Interence since name Placeholder		
	SKLearn				
	XGBoost		inference model URL s3://models/model.zipl		
	TensorFlow				
	ONNX		SUBMIT >		
	BondMachine - FPG	A	/		
	PRIOR DE LITERI : * equel a riser la bili finanza : 2010 de literi : 2010 de liter				
	SERVICE_TYPE AP	LVERSION INFERENCE_SERV test01	- + -	MODEL URL ghorigbondmachinehqBond-server	



Conclusions and Future directions

 Introduction Challenges FPGA Architectures Abstractions
 The BondMachine project Architectures handling Architectures molding Bondgo Basm API

- 3 Clustering An example Video Distributed architectur
- 4 Accelerators
 - Software Tests Benchmark

5 Misc Project timeline Supported boards Use cases 6 Machine Learning Train

- 7 Optimizations Softmax example Results Model's compression Fragments compositions
- 8 Accelerator in a cloud Bring it to cloud level: why and how Implementing a KServe FPGA extension Where are we...
- 9 Conclusions and Future directions Conclusions Ongoing Future



How to build a BondMachine with a close interaction with the host machine

A shell-like BM application from Jupyter

The BondMachine is a new kind of computing device made possible in practice only by the emerging of new re-programmable hardware technologies such as FPGA.

The result of this process is the construction of a computer architecture that is not anymore a static constraint where computing occurs but its creation becomes a part of the computing process, gaining computing power and flexibility.

Over this abstraction is it possible to create a full computing Ecosystem, ranging from small interconnected IoT devices to Machine Learning accelerators.

Conclusions



- First DAQ use case
- Complete the inclusion of Intel and Lattice FPGAs
- ML inference in a cloud workflow
- Fist steps in the direction of a full OS



Different data types and operations, especially low and trans-precision

Different boards support, especially data center accelerator

Compare with GPUs

Include some real power consumption measures



Quantization

- More datasets: test on other datasets with more features and multiclass classification
- Neurons: increase the library of neurons to support other activation functions
- **Evaluate results**: compare the results obtained with other technologies (CPU and GPU) in terms of inference speed and energy efficiency



Assembler improvements, fragments optimization and others

Improve the networking including new kind of interconnection firmware

What would an OS for BondMachines look like ?

Include new processor shared objects and currently unsupported opcodes Extend the compiler to include more data structures

Assembler improvements, fragments optimization and others

Improve the networking including new kind of interconnection firmware

What would an OS for BondMachines look like ?

M.Mariotti, 30/11/2023

Future work

Include new processor shared objects and currently unsupported opcodes

Extend the compiler to include more data structures

Assembler improvements, fragments optimization and others

I Improve the networking including new kind of interconnection firmware

What would an OS for BondMachines look like ?

M.Mariotti, 30/11/2023

Future work

Include new processor shared objects and currently unsupported opcodes Extend the compiler to include more data structures

Assembler improvements, fragments optimization and others

Improve the networking including new kind of interconnection firmware

What would an OS for BondMachines look like ?

Future work

Include new processor shared objects and currently unsupported opcodes Extend the compiler to include more data structures

Assembler improvements, fragments optimization and others

Improve the networking including new kind of interconnection firmware

What would an OS for BondMachines look like ?

Future work



website: http://bondmachine.fisica.unipg.it code: https://github.com/BondMachineHQ parallel computing paper: link contact email: mirko.mariotti@unipg.it

M.Mariotti, 30/11/2023